



Introduction to the Digital Design Flow

Rodrigo N. Wuerdig

Joint PhD Student @ UFRGS (Brazil) and KU Leuven (Belgium)


August 28th, 2024



UNIC-CASS Page

Do not miss the educational material at

<https://unic-cass.github.io/>



Join the Open-EDA Community

UNIC-CASS Slack

https://join.slack.com/t/unic-cass/shared_invite/zt-1xxifr0ow-n8dpt0qNBxb4J50g8MEvmw


open-source-silicon Slack

https://join.slack.com/t/open-source-silicon/shared_invite/zt-1zopfd1gk-ul2eSINXB54xN9RCowGa4g


Outline

1. Introduction to the RTL2GDSII Flow
 - Logical Synthesis
 - Physical Synthesis
2. Open-PDK Ecosystem
3. Open-EDA Ecosystem
4. Caravel
5. How the top-level integration works

RTL2GDSII



RTL2GDSII




Source: <https://openroad.readthedocs.io/en/latest/main/README.html>

RTL2GDSII

If using VHDL, follow section 4.7:

<https://unic-cass.github.io/training/4.7-synthesis-vhdl-design.html>



Source: <https://openroad.readthedocs.io/en/latest/main/README.html>

Logic Synthesis

Transform a **HW Description** into a “mapped description” / netlist.

```
23 reg [SC_SIZE-1:0] scan_master;
24 reg [SC_SIZE-1:0] scan_slave;
25 wire [SC_SIZE-1:0] scan_next;
26
27 assign scan_next = {scan_data_in, scan_slave[SC_SIZE-1:1]};
28
29 always @ (posedge clk) begin
30 scan_master = scan_next;
31 end
32
33 always @ (negedge clk) begin
34 scan_slave = scan_master;
35 end
36
37 always @ (*)
38 if (scan_load_chip) begin
39 SC_to_the_chip=scan_slave;
40 end
```




```
4654 .VPWR(VPWR));
4655 sky130_fd_sc_hd_tapvpwrvgnd_1 TAP_99 (.VGND(VGND),
4656 .VPWR(VPWR));
4657 sky130_fd_sc_hd_buf_1_142_ (.A(clknet_4_9_0_clk),
4658 .VGND(VGND),
4659 .VNB(VGND),
4660 .VPB(VPWR),
4661 .VPWR(VPWR),
4662 .X(_128_));
4663 sky130_fd_sc_hd_buf_1_143_ (.A(clknet_1_1_leaf_128_),
4664 .VGND(VGND),
4665 .VNB(VGND),
4666 .VPB(VPWR),
4667 .VPWR(VPWR),
4668 .X(_129_));
4669 sky130_fd_sc_hd_inv_2_144_9 (.A(clknet_1_1_leaf_129_),
4670 .VGND(VGND),
4671 .VNB(VGND),
4672 .VPB(VPWR),
```


Physical Synthesis

Transform the mapped netlist into a geometric shapes description (<*.gds>).

```
4654 .VPWR(VPWR));
4655 sky130_fd_sc_hd_tapvpwrvgnd_1 TAP_99 (.VGND(VGND),
4656 .VPWR(VPWR));
4657 sky130_fd_sc_hd_buf_1_142_ (.A(clknet_4_9_0_clk),
4658 .VGND(VGND),
4659 .VNB(VGND),
4660 .VPB(VPWR),
4661 .VPWR(VPWR),
4662 .X(_128_));
4663 sky130_fd_sc_hd_buf_1_143_ (.A(clknet_1_1_leaf_128_),
4664 .VGND(VGND),
4665 .VNB(VGND),
4666 .VPB(VPWR),
4667 .VPWR(VPWR),
4668 .X(_129_));
4669 sky130_fd_sc_hd_inv_2_144_9 (.A(clknet_1_1_leaf_129_),
4670 .VGND(VGND),
4671 .VNB(VGND),
```



Open-PDK Ecosystem

Open PDKs

- GlobalFoundries 180
- Skywater 130
- IHP 130 BiCMOS

alpha release:

- SKY90-FD

Predictive PDKs

- ASAP 7
- PTM-MG
- FreePDK45
- ...

Open-PDK Ecosystem

Open PDKs

- GlobalFoundries 180
- **Skywater 130**
- IHP 130 BiCMOS

alpha release:

- SKY90-FD

Predictive PDKs

- ASAP 7
- PTM-MG
- FreePDK45
- ...

Open-EDA Ecosystem

70+ open/free tools for IC Design

Source: <https://semiwiki.com/wikis/industry-wikis/eda-open-source-tools-wiki/>

Frameworks / Software Wrappers

OpenLane

OpenROAD Flow Scripts

SiliconCompiler

...


Frameworks / Software Wrappers

OpenLane


OpenROAD Flow Scripts

SiliconCompiler


...



Source: https://openlane.readthedocs.io/en/latest/flow_overview.html



Source: https://openlane.readthedocs.io/en/latest/flow_overview.html




Source: https://openlane.readthedocs.io/en/latest/flow_overview.html

```


23 reg [SC_SIZE-1:0] scan_master;
24 reg [SC_SIZE-1:0] scan_slave;
25 wire [SC_SIZE-1:0] scan_next;
26
27 assign scan_next = {scan_data_in, scan_slave[SC_SIZE-1:1]};
28
29 always @ (posedge clk) begin
30 scan_master = scan_next;
31 end
32
33 always @ (negedge clk) begin
34 scan_slave = scan_master;
35 end
36
37 always @ (*)
38 if (scan_load_chip) begin
39 SC_to_the_chip=scan_slave;
40 end

```






Ok! We can synthesize a block using OpenLane.
But this block lacks context


```
23 reg [SC_SIZE-1:0] scan_master;
24 reg [SC_SIZE-1:0] scan_slave;
25 wire [SC_SIZE-1:0] scan_next;
26
27 assign scan_next = {scan_data_in, scan_slave[SC_SIZE-1:1]};
28
29 always @ (posedge clk) begin
30 scan_master = scan_next;
31 end
32
33 always @ (negedge clk) begin
34 scan_slave = scan_master;
35 end
36
37 always @ (*)
38 if (scan_load_chip) begin
39 SC_to_the_chip = scan_slave;
40 end
```




OpenLane gives us freedom for making our block with several shapes and sizes



But in a real application (ic) this block will be placed under some context
position, size, pin-connection...



Our context is placing the multiple blocks under the Caravel Wrapper



Source: <https://efabless.com/chipignite>

So it is important to try both:

1. The standard OpenLane block synthesis

<https://unic-cass.github.io/training/2.1-digital-design-tool-docker.html>


2. And especially the caravel synthesis flow

<https://unic-cass.github.io/training/4.3-design-setup-caravel-user-project.html>

```

23 reg [SC_SIZE-1:0] scan_master;
24 reg [SC_SIZE-1:0] scan_slave;
25 wire [SC_SIZE-1:0] scan_next;
26
27 assign scan_next = {scan_data_in, scan_slave[SC_SIZE-1:1]};
28
29 always @ (posedge clk) begin
30 scan_master = scan_next;
31 end
32
33 always @ (negedge clk) begin
34 scan_slave = scan_master;
35 end
36
37 always @ (*)
38 if (scan_load_chip) begin
39 SC_to_the_chip=scan_slave;
40 end

```






How the top-level integration works






The screenshot shows the GitHub interface for the repository 'caravel_user_project'. At the top, it indicates 'Public template', 'Watch 30', and 'Fork 326'. Below this, there are options for 'main' branch, '32 Branches', and '40 Tags'. A search bar and 'Add file' button are also visible. The main content area displays a list of folders with their respective commit messages and dates:

Folder	Commit Message	Time
.github	Ci optimization (#330)	9 months ago
def	update user_project_wrapper implementation	last year
docs	Update index.md	3 weeks ago
gds	update user_project_wrapper implementation	last year
lef	update user_project_wrapper implementation	last year
lib	update user_project_wrapper implementation	last year
lvs/user_project_wrapper	fixed path in config	last year
mag	update user_project_wrapper implementation	last year
maglef	update user_project_wrapper implementation	last year
openlane	updated docker mounts to include ~/.ipm	last month
sdv	update user_project_wrapper implementation	last year
signoff	Merge branch 'main' into qol	last year
spvf	update user_project_wrapper implementation	last year
spi/lvs	update user_proj_example implementation	last year
verilog	Merge pull request #320 from efabless/mattvenn-patch-5	10 months ago


How the top-level integration works


caravel_user_project / openlane / 


 **marwaneltoukhy** updated docker mounts to include ~/.ipm 






Name	Last commit message
 ..	
 user_proj_example	update user_proj_example implementation
 user_project_wrapper	update user_project_wrapper implementation
 .gitignore	Example of a full run of user_project_wrapper
 Makefile	updated docker mounts to include ~/.ipm

How the top-level integration works



```
caravel_user_project / openlane / 
```

 **marwaneltoukhy** updated docker mounts to include ~/.ipm

Name	
 ..	
 user_proj_example	
 user_project_wrapper	
 .gitignore	update user_project_wrapper implementation
 Makefile	Example of a full run of user_project_wrapper updated docker mounts to include ~/.ipm

How the top-level integration works

The image shows a file explorer interface on the left and a diagram on the right. The file explorer is for a repository named 'caravel_user_project / openlane'. It lists several folders and files: '..', 'user_proj_example', 'user_project_wrapper' (highlighted with a red box), '.gitignore', and 'Makefile'. A notification above the list states 'marwaneltoukhy updated docker mounts to include ~/.ipm'. The diagram on the right illustrates the integration process. It shows a 'Caravel' component (a chip with a blank top) and a 'My Design' component (a chip with a grid of colored blocks, highlighted with a red box). A plus sign and an arrow indicate that these two components are combined to form 'Caravel + My Design', which is shown as a chip with a complex internal layout.

caravel_user_project / openlane /

marwaneltoukhy updated docker mounts to include ~/.ipm

Name

- ..
- user_proj_example
- user_project_wrapper**
- .gitignore
- Makefile

Caravel + My Design

My Design

update user_project_wrapper implementation

Example of a full run of user_project_wrapper

updated docker mounts to include ~/.ipm

How the top-level integration works

The image shows a file explorer interface on the left and a diagram on the right. The file explorer is for a directory named `caravel_user_project / openlane /`. It lists several items: `..`, `user_proj_example` (highlighted with a red box), `user_project_wrapper`, `.gitignore`, and `Makefile`. The diagram on the right illustrates the integration process. It shows a 'Caravel' component (a chip with a blank top) and a 'My Design' component (a chip with a circuit diagram). A plus sign and an arrow indicate that these two components are combined to form 'Caravel + My Design', which is a chip with both the Caravel top and the My Design circuit diagram.

caravel_user_project / openlane /

marwaneltoukhy updated docker mounts to include ~/.ipm

Name

- ..
- user_proj_example**
- user_project_wrapper
- .gitignore
- Makefile

Caravel + My Design

Caravel

My Design


Caravel + My Design

update user_project_wrapper implementation

Example of a full run of user_project_wrapper

updated docker mounts to include ~/.ipm

How the top-level integration works



How the top-level integration works


Project 0

Project 1


Project 2

Project 3

How the top-level integration works



How the top-level integration works



A “top-level” git will be created
by me :)

Efabless git repo for last year IC

How the top-level integration works


The screenshot shows a GitHub repository page for 'rodrigowue / IC1-CASS-2023'. The repository has 0 issues, 0 pull requests, and settings are visible. The left sidebar shows navigation options: Overview, Files, Commits, Branches, Forks, and Releases. The main content area displays the file structure for the 'main' branch, specifically the 'openlane' directory. The files listed are:

File Name	Label
R4_butter	Block 1
egd_top_wrapper	Block 2
user_project_wrapper	Top-level
wb_buttons_leds	Block 3
.gitignore	
Makefile	

And information from each block composing the wrapper will be inserted there.

Efabless git repo for last year IC

How the top-level integration works



The placement for each block will be defined

Efabless git repo for last year IC

How the top-level integration works


```
80
81 /*-----*/
82 /* EGD TOP */
83 /*-----*/
84
85 egd_top_wrapper egd_top_wrapper (
86 `ifdef USE_POWER_PINS
87     .vccd1(vccd1), // User area 1 1.8V power
88     .vssd1(vssd1), // User area 1 digital ground
89 `endif
90
91     // Wishbone Slave ports
92     .wb_clk_i(wb_clk_i),
93
94     // LA Signals
95     // Inputs to egd_top_wrapper
96     .la_data_in_65(la_data_in[65]),
97     .la_data_in_58_43(la_data_in[58:43]),
98     .la_data_in_60_59(la_data_in[60:59]),
99     // Outputs to egd_top_wrapper
100    .la_data_out_23_16(la_data_out[23:16]),
101    .la_data_out_26_24(la_data_out[26:24]),
102    .la_data_out_30_27(la_data_out[30:27])
103 );
104
105
106 /*-----*/
107 /* R4 Butterfly */
108 /*-----*/
109
110 R4_butter R4_butter(
111 `ifdef USE_POWER_PINS
112     .vccd1(vccd1), // User area 1 1.8V power
113     .vssd1(vssd1), // User area 1 digital ground
114 `endif
115
116     .xr0(la_data_in[11:8]),
117     .xr1(la_data_in[15:12]),
118     .xr2(la_data_in[19:16]),
119     .xr3(la_data_in[23:20]),
```

The blocks will be also logically connected to the user_project_wrapper to the assigned pinout. By their instantiation in the wrapper Verilog.

Think about the context! How do you want to connect it with the outside world?!

<https://unic-cass.github.io/training/6.1-design-for-tapeout-Caravel-overview.html>

- 10 mm² silicon area
- 38 User's I/O Pads
- User I/O Pad Configuration
 - FW running on the Management SoC
 - Housekeeping SPI
 - Integration-time configuration
- Access to the Management SoC wishbone bus
- Clocking and Resetting Signals
- 128 R/W Logic Probes



Thanks, any questions? :)

feel free to reach me out
rnwuerdig@inf.ufrgs.br

