VENUE

The Technical University of Munich (TUM) is a global hotspot of technical expertise and is one of the top universities in Europe. It also maintains strong alliances with companies and scientific institutions around the world. It is one of the first three excellence universities in Germany.
TUM's historic Main Campus is located in Maxvorstadt, a central urban district of Munich. Here the Electrical and Computer Engineering faculty is located within walking distance of numerous internationally known museums, galleries, theaters and other highlights.
The biggest lecture hall, the Audimax can seat over 1.100 people and, with the attached foyer, offers a great opportunity for congresses and events. The open inner courtyard will be equipped with a large event tent and the many other lecture rooms offer plenty of options for technical sessions, workshops and tutorials during the conference. The central location of the prestigious campus also offers easy reachability by public transport.

TUM CITY CENTER CAMPUS
Arcisstraße 21, 80333 Munich – Germany
www.tum.de

ORGANIZING COMMITTEE

Christoph Kutter (Fraunhofer EMFT, DE)	General Chair
Ralf Brederlow (TU Munich, DE)	General Co-Chair
Benjamin Iñiguez (Rovira i Virgili University, ES)	General Vice-Chair
Amelie Hagelauer (Fraunhofer EMFT, DE)	Financial Chair
Maurits Ortmanns (University Ulm, DE)	General Technical Program Chair
Markus Becherer (TU Munich, DE)	General Technical Program Co-Chair
Lluis F. Marsal Garví (Rovira i Virgili University, ES)	General Technical Program Vice-Chair
Gerd Kahmen (IHP GmbH, DE)	Tutorials/Workshop Chair
Christoph Sandner (Infineon Technologies, DE)	Tutorials/Workshop Co-Chair
Erkan Isa (Fraunhofer EMFT, DE)	Tutorials/Workshop Co-Chair
Matthias Kuhl (University Freiburg, DE)	Tutorials/Workshop Co-Chair
Gabriele Schrag (TU Munich, DE)	Tutorials/Workshop Co-Chair
Cor Claeys (Leuven, BE)	Publication Chair
Robert Weigel (FAU Erlangen, DE)	Sponsoring Chair
Anton Klotz (Fraunhofer EMFT, DE)	Industry Co-Chair
Marco Dietz (Fraunhofer EMFT, DE)	Local Arrangements
Leonie Sallinger (Fraunhofer EMFT, DE)	Local Arrangements

STEERING COMMITTEE

Michiel Steyaert (KU Leuven, BE)	Chair
Tibor Grasser (Technical University Vienna, AT)	Vice-Chair
Cor Claeys (Leuven, BE)	Executive Secretary

François Andrieu (CEA-Leti, FR)
Mirjana Banjevic (Sensirion, CH)
Andreia Cathelin (STMicroelectronics, FR)
Shidhartha (Sid) Das (AMD, UK)
Wim Dehaene (KU Leuven, BE)
Elena Gnani (University Bologna, IT)
João Goes (University Nova de Lisboa, PT)
Max Lemme (RWTH Aachen University, DE)
Andrea Mazzanti (University of Pavia, IT)
Tim Piessens (KU Leuven, BE)
Iuliana Radu (TSMC, TW)
Patrick Reynaert (KU Leuven, BE)
Jussi Ryynänen (University Aalto, FI)
Denis Rideau (STMicroelectronics, FR)
Christoph Sandner (Infineon, AT)
Joseph Shor (Bar-Ilan University, IL)

CONTACT

ORGANIZING SECRETARIAT
Sistema Congressi s.r.l.
Via N. Tommaseo 68, 35131 Padova, Italy | +39 049 651699
esserc@sistemacongressi.com | www.sistemacongressi.com

IEEE · Electron Devices Society · SSCS · CAS

TUM · Fraunhofer EMFT

Chips for Europe

ESSERC2025

8-11 September 2025
MUNICH (Germany)

WWW.ESSERC2025.ORG

WHY MUNICH?

Munich is considered as a cosmopolitan city and a center of culture, politics, science and media. Located in the alpine foothills, the metropolitan region offers a variety of attractions and also fascinates with its breathtaking nature close by. Munich's appeal attracts not only many residents but also numerous companies and corporations and is considered as one of Germany's "top future hotspots". This makes Munich an important location for the semiconductor and microelectronics industry throughout Europe with the highest number of semiconductor companies nationwide.
There are many universities and academies, famous museums and theaters. The city is an international magnet and one of the most visited cities in Europe thanks to a large selection of buildings worth seeing, including protected monuments and ensembles, international sporting events, trade fairs and congresses as well as the world-famous Oktoberfest. Munich is internationally well-known for its collections of historical and classical art, which are presented in public, state-owned and private museums and galleries. For example, the Alte and Neue Pinakothek as well as the Pinakothek der Moderne and the Lenbachhaus, which was significantly expanded in 2014, are some of the world's most important galleries and are located directly next to the Technical University of Munich main campus, where the conference will take place.

GENERAL PURPOSE OF THE CONFERENCE

The aim of ESSERC (European Solid-State Electronics Conference) is to provide an annual European forum for the presentation and discussion of recent advances in solid-state devices and circuits. It is a continuation of the former ESSDERC-ESSCIRC conference series. The level of integration for system-on-chip design is rapidly increasing. This is made available by advances in semiconductor technology. Therefore, more than ever before, a deeper interaction among technologists, device experts, IC designers and system designers is necessary.
ESSERC is governed by a Steering Committee and consists of Plenary Keynote Presentations, invited papers and sessions on technology, circuits and joint topics bridging both device and circuit communities, respectively.

CONFERENCE TRACKS

Although not limited, papers are solicited for the following main topics:

Advanced Technology, Process and Materials
Process and material developments for logic, memory, and non-CMOS, including electrical and physico-chemical characterization, process integration and manufacturing: 2D TMDs and related insulators (e.g., hBN), graphene, TFTs, gate oxide, gate material, silicide, MOL and BEOL materials, 3D monolithic as well as conventional and novel memory cells including charge-based memories, ReRAM, MRAM, PCRAM, ferroelectrics, crosspoint and selectors, organic memory.

Analog, Power and RF Devices
From material growth to device, components, and systems (process, design, devices fabrication, applications). Device design and electrical/ physical/electro-thermal/reliability characterization of devices based on Si RF CMOS, RF SOI, SiGe HBTs, SiC, InP/InGaAs/ GaAs, AlGaN/InGaN/ GaN, CNT, diamond, and related material systems. Power systems integration issues including thermal management, packaging technologies, system-level electro thermal characterization, product quality and system reliability aspects. Device production processes and design for manufacturability.

Modelling and Simulation of Electron Devices
Modelling and simulation of electronic devices, including, Logic, Analog/RF, Power, Optical, Sensors, MEMS and Memory applications. Methodologies include TCAD (process and device simulation), Design-Technology Co-Optimization (DTCO), physics-based compact modelling, numerical, statistical, and ML/AI-based methods. Key topics of interest are Emerging Devices including 1D/2D and organic materials, non-classical transport, and new memory concepts, Neuromorphic Computing, Cryogenic Electronics and Quantum Computing, Variability and Reliability modelling including radiation effects, Device-Circuit Co-Design, and 3D-Integration including Thermal modelling. Multi-scale modeling that includes one or more of the following levels: atomistic, mesoscopic, single-device, cell, circuit, block, and system level simulations, multiscale modelling chains and interactions between TCAD and compact modelling as well as mutli-scale modelling for 3D/heterogeneous integration, is of particular interest. Model validation with experimental data is highly encouraged.

Analog Circuits
Building blocks, systems, and techniques operating in the analog or mixed-signal domain, such as amplifiers, drivers, comparators, filters, references, analog systems, analog interfaces, and analog techniques.

Data Converters
Nyquist-rate and oversampling A/D and D/A converters. Capacitance-to-digital, time-to-digital, frequency-to digital converters. Embedded and application-specific A/D and D/A converters. Analog to information conversion. A/D and D/A converter building blocks (sample-and-hold circuits, calibration circuits). Enabling new techniques, architectures, or technologies.

RF & mm-Wave Circuits
Building blocks and front-ends operating at RF, mm-Wave and THz frequencies for wireless communication, radar, sensing, and imaging.

Frequency Generation Circuits
Oscillators and controlled oscillators, PLL, DLL, injection locked oscillators, frequency dividers, any kind of frequency generation or time base circuits and systems.

Digital Circuits & Systems
Digital circuits and memory subsystems for microprocessors, micro-controllers, application processors, graphics processors; digital systems for communications, video, multimedia, security, and cryptography applications. Digital design techniques for power reduction, intra-chip communication, clock distribution, soft-error and variation-tolerant design, system-level integration. Devices and circuits for IoT and IoE security (e.g., PUFs, TRNGs).

Power Management
Power management and control circuits. Regulators. Switched-mode power converter ICs using inductive, capacitive, and hybrid techniques. Energy harvesting circuits and systems. Wide-bandgap topologies and gate-drivers. Power and signal isolators; robust power management circuits for automotive and other harsh environments. Circuits for lighting, wireless power and envelope modulators. Design for manufacturability.

Wireless Systems
Wireless systems: radio transceivers, highly integrated front-ends, SoCs and SiPs, incl. heterogeneous packaging solutions, at RF, mmWave or THz frequencies, for established or future standards, as well as novel applications such as radar, sensing, and imaging.

Wireline and Optical Circuits and Systems
2.5/3D interconnect, copper-cable links, and equalizing on-chip links, exploratory I/O circuits for advancing data rates, chip to chip system communications, high speed serial interfaces, optical interfaces, laser drivers, optical receivers, clock and data recovery.

Emerging Computing Devices and Circuits
Novel devices and circuits to improve existing and enable new computing paradigms. In-memory computing and logic-in-memory using emerging devices. Qubit devices and cryogenic circuits for quantum computing. Non-charge-based logic devices and circuits (magnetic logic, spintronics and plasmonics), beyond CMOS transistors (tunnel FETs, Dirac-source FETs). Devices and circuits based on low-dimensional systems (2D materials, nanowires etc.), topological insulators, and phase transitions.

Architectures and Circuits for AI and ML
Silicon implementations of AI, ML, neuromorphic accelerators and processors, together with their applications. Edge and cloud AI computing platforms. In- and near-memory computing at the array/processor-level using commercially available technologies.

Devices & Circuits for Sensors, Imagers and Displays
Devices and circuits based on MEMS and bioelectronics devices for biomedical and imaging applications. Image sensors and related circuits and systems, SoCs. Automotive, LIDAR, and ultrasonic sensors for ADAS, autonomous driving, smart mobility. MEMS sensor systems. Wearable, implantable, ingestible electronics, biomedical SoCs, neural interfaces and closed-loop systems. Biosensors, microarrays, and lab-on-a-chip. Display electronics, displays with sensing functionality. Devices, circuits, and systems for AR/VR and related sensing/actuation. Product quality and reliability aspects. Device and circuits production processes and design for manufacturability.

CONFERENCE HIGHLIGHTS

- Insightful Keynote presentations by distinguished speakers from industry and academia
- Industry Session on “Fabs in Europe”
- Focus Session with coverage of special topics of devices and circuits
- Presentation of IEEE and ESSERC Awards
- ESSERC Gala Dinner on Wednesday, September 10, 2025
- Tutorials and Workshops

PAPER SUBMISSION

PAPERS SUBMISSION DEADLINE: APRIL 4, 2025

Papers submitted for review must clearly state:
- The purpose of the work
- How and to what extent it advances the state-of-the art
- Specific results and their impact

Only work that has not been previously published or submitted elsewhere will be considered. Submission of a paper for review and subsequent acceptance is considered as a commitment that the work will not be publicly available prior to the conference. Measurement results or calibration against measured data is required to support the claims of the submitted paper.
Papers have to be submitted in the required paper format. Templates are available on the paper submission website. Find more information on www.esserc2025.org

After selection of papers, the authors will be informed about the decision of the Technical Program Committee by e-mail by May 28, 2025.

At the same time, the complete program will be published on the conference website. An oral presentation will be given at the Conference for each accepted paper. No-shows will result in the exclusion of the papers from any conference related publication. The submitted final PDF files must be IEEE Xplore compliant.
For each paper independently, at least one (co-)author is required to register for the conference (one registration one paper policy).
Registration fees and deadlines will be available on the conference website.

BEST PAPER AWARD

Papers presented at the conference will be considered for the “Best Paper Award” and “Best Young Scientist Paper Award”. The selection will be based on the results of the paper selection process and the judgment of the conference participants. The award handover will take place during ESSERC 2026.