# SIA SOUTH PACIFIC AUTOMA

## **Call for Papers** ASP-DAC 2026

http://www.aspdac.com/

January 19-22, 2026

Hong Kong Disneyland Hotel, Hong Kong SAR

#### Aims of the Conference:

ASP-DAC 2026 is the 31st annual international conference on VLSI design automation in Asia and South Pacific regions, one of the most active regions of design, CAD, and fabrication of silicon chips in the world. The conference aims to provide the Asian and South Pacific CAD/DA and Design community with opportunities to present recent advances and with forums for future directions in technologies related to design and Electronic Design Automation (EDA). The format of the meeting intends to cultivate and promote an instructive and productive interchange of ideas among EDA researchers/developers and system/circuit/device designers. All scientists, engineers, and students who are interested in theoretical and practical aspects of VLSI design and design automation are welcomed to ASP-DAC. ASP-DAC recognizes excellent contributions with the Best Paper Award and 10-Year Retrospective Most Influential Paper Award. Selected papers will be invited to submit the extended version of their work to a Special Issue of Integration, the VLSI Journal. Areas of Interest:

#### Original papers in, but not limited to, the following areas are invited.

- [1] System-Level Modeling and Design Methodology:
- 1.1. HW/SW co-design, co-simulation and co-verification
- 1.2. System-level design exploration, synthesis, and optimization
- 1.3. System-level formal verification
- System-level modeling, simulation, and validation
   Networks-on-chip and NoC-based system design

#### [2] Embedded, Cyberphysical (CPS), IoT Systems, and Software:

- Imbedded, Cyberphysical (CFS), for System
   Many- and multi-core SoC architecture
   IP/platform-based SoC design
   Dependable architecture
   Cyber-physical system and Internet of Things
   Kernel, middleware, and virtual machine
   Compiler and toolchain
   Dependable architecture
- 2.7.
- Real-time system Resource allocation for heterogeneous computing platform Storage software and application
- 2.8. 2.9.
- 2.10. Human-computer interface
- [3] Memory Architecture and Near/In-Memory Computing:
- Storage system and memory architecture
- 3.2.
- On-chip memory architectures and management: Scratchpads, compiler, controlled memories, etc. Memory/storage hierarchies and management for emerging memory 3.3. technologies
- 3.4. Near-memory and in-memory computing

### [4] Tools and Design Methods with and for Artificial Intelligence (AI) 4.1. Design method for learning on a chip

- Deep neural network for EDA
- 4.3. Large language model (LLM) for circuit design and EDA
- 4.4. Tools and design methodologies for edge AI and TinyML
- 4.5. Efficient ML training and inference
- [5] Hardware Systems and Architectures for AI:
- 5.1. Hardware, device, architecture, and system-level design for deep neural networks
- Hardware acceleration for large language model
- 5.3. Neural network acceleration co-design techniques5.4. Novel reconfigurable architectures, including FPGAs for AI/MLs
- [6] Photonic/RF/Analog-Mixed Signal Design: Analog/mixed-signal/RF synthesis
- Analog layout, verification, and simulation techniques 6.2.
- 6.3. High-frequency electromagnetic simulation of circuits6.4. Mixed-signal design consideration6.5. Communication and computing using photonics

- [7] Approximate, Bio-Inspired and Neuromorphic Computing:
- Circuit and system techniques for approximate, hyper-dimensional, and stochastic computing
- Neuromorphic computing
- 7.2. 7.3. CAD for approximate and stochastic systems
- 7.4. CAD for bio-inspired and neuromorphic systems

- [8] High-Level, Behavioral, and Logic Synthesis and Optimization:
- 8.1. High-level/Behavioral synthesis tool and methodology 8.2. Combinational, sequential, and asynchronous losis error
- Combinational, sequential, and asynchronous logic synthesis 8.3.
- Synthesis for deep neural networks Technology mapping, resource scheduling, allocation, and synthesis Functional, logic, and timing ECO (engineering change order) Interaction between logic synthesis and physical design 8.4. 8.5.
- 8.6.
- [9]
- 9.1.
- Physical Design and Timing Analysis: Floorplanning, partitioning, placement, and routing optimization Interconnect planning and synthesis Clock network synthesis Post-layout and post-silicon optimization Package/PCB/3D-IC placement and routing Extraction, TSV, and package modeling Deterministic/statistical timing analysis and optimization 9.2.
- 9.3.
- 9.4.
- 9.5.
- 9.6.
- 9.7 Deterministic/statistical timing analysis and optimization
- [10] Design for Manufacturability/Reliability and Low Power:
- 10.1. Reticle enhancement, lithography-related design, and optimization
- 10.2. Resilience under manufacturing variation

- 10.2. Residence under manufacturing variation
  10.3. Design for manufacturability, yield, and defect tolerance
  10.4. Reliability, robustness, aging, and soft error analysis
  10.5. Power modeling, analysis, and simulation
  10.6. Low-power design and optimization at circuit and system levels
  10.7. Thermal-aware design and dynamic thermal management
  10.8. Energy harvesting and battery management
- 10.8. Energy harvesting and battery management 10.9. Signal/Power integrity, EM modeling and analysis

- [11] Testing, Validation, Simulation, and Verification:
  11.1. ATPG, BIST, and DFT
  11.2. System test and 3D IC test, online test, and fault tolerance
- 11.3. Memory test and repair
- 11.4. RTL and gate-leveling modeling, simulation, and verification 11.5. Circuit-level formal verification
- 11.6. Device/circuit-level simulation tool and methodology
- [12] Hardware and Embedded Security:
- 12.1. Hardware-based security 12.2. Detection and prevention of hardware trojans
- 12.3. Side-channel attacks, fault attacks, and countermeasures12.4. Design and CAD for security
- 12.5. Cyberphysical system security
- 12.6. Nanoelectronic security
- 12.7. Supply chain security and anti-counterfeiting 12.8. Security/privacy for LLM/AI/ML
- [13] Emerging Devices, Technologies and Applications:

- [13] Emerging Devices, Technologies and Applications:
  13.1. EDA and circuits design for quantum and Ising computing
  13.2. Nanotechnology, MEMS
  13.3. Biomedical, biochip, and biodata processing
  13.4. Edge, fog, and cloud computing
  13.5. Energy-storage/smart-grid/smart-building design and optimization
  13.6. Automotive system design and optimization
  13.7. New transition (state) and and optimization
- 13.7. New transistor/device and process technology: spintronic,
- phase-change, single-electron, 2D materials, etc.

Authors must submit full-length, double-columned, original papers, with a maximum of 6 pages in PDF format (including the abstract, figures and tables), and are recommended to format their papers based on the ACM template. One page of references is allowed, which does not count towards the 6-page limitation. ASP-DAC does not allow double and/or parallel submissions of similar work to any other conferences, symposia, or journals. The submission must not include information that serves to identify the authors of the manuscript, such as name(s) or affiliation(s) of the author(s), anywhere in the manuscript, abstract, references, and bibliographic citations. While research papers with open-source software are highly encouraged anywhere in the manuscript, dostract, references, and biolographic citations. While research papers with open-source software wighty paper devolutaged where the software will be made publicly available (via GitHub or similar), the authors' identities need to be anonymized in the submitted paper for the double-blind review process. Issuing the paper as a technical report, posting the paper on a website, or presenting the paper at a workshop that does not publish formally reviewed proceedings does not disqualify it from appearing in the proceedings. Note that each paper shall be accompanied by at least one different conference registration at the speaker's registration rate. ACM and IEEE reserve the right to exclude a paper from distribution after the conference (e.g., removal from ACM Digital Library and IEEE Xplore) if the paper is not presented at the conference by any author. Submission of Papers:

Submission of Lapers.			For detailed instructions for submission,
Deadline for abstract submission:	5 PM AOE (Anywhere	on earth) July 4 (Fri), 2025	· · · · · · · · · · · · · · · · · · ·
Deadline for PDF uploading:	5 PM AOE (Anywhere	on earth) July 11 (Fri), 2025	please refer to the "Authors' Guide" at:
Announcement of accepted manuscr		Sept. 1 (Mon), 2025	http://www.aspdac.com/
Notification of acceptance:	1	Sept. 3 (Wed), 2025	Paper submission site:
Deadline for final version:	5 PM AOE (Anywhere	on earth) Oct. 31 (Fri), 2025	https://tsys.jp/aspdac/cgi/submit.cgi
ASP-DAC 2025 Chairs			
General Chair:	Tsung-Yi Ho (The Chinese University of Hong Kong)		
Technical Program Chair: Takashi Sato (Kyoto Univer		Kyoto University)	
Technical Program Vice Chairs: Seokhyeong Kang (Pohang University of Science and Technology), TBD (TBD)			

 Panels, Special Sessions, and Tutorials: Suggestions and proposals are welcome and have to be addressed to asplac2026-ss@asplac.com

 for special sessions & panels, asplac2026-tutorial@asplac.com

 for special sessions & panels, asplac2026-tutorial@asplac.com

 for special sessions & panels, asplac2026-tutorial@asplac.com

 for tutorials:
 Conference Secretariat: asplac2026@asplac.com

 TPC Secretariat:
 asplac2026-tutorial@asplac.com