Layout and LVS Open-Source Analog Design Flow



UNIVERSIDAD TECNICA FEDERICO SANTA MARIA





A Student Chapter of the IEEE Circuits And Systems Society



Design Flow for Analog Integrated Circuits

Fabrication and PDK

Process Design Kit:

Set of specifications of the fabrication process, defined by the foundry. It includes:

- Available layers
- Physical and electrical properties
- Device primitives
- Simulation models
- + Set of rules that ensure manufacturability of the design (Design Rule Check o DRC)





Layout

Since the vertical order of the layers is known, it is sufficient to represent the design seen from above, like a blueprint.

The shape of the polygons drawn in the different layers provide information of the physical geometry and distribution of the designed devices.







Layout

Before layout

During schematic design, once the simulations show the desired behaviour, the (preliminary) size of the devices are chosen.



In the following example, we consider the layout of a CMOS inverter, with lengths L = 0.3 um and widths Wn = 1.5 um and Wp = 4.5 um.

In the example we use Magic and work with the iic-osic-tools Docker from JKU.





Magic: GUI

www.opencircuitdesign.com/magic/





Magic: commands

Comandos:

box <x1> <y1> <x2> <y2> *paint* <layer name> *getcell* <cell name> sideways upsidedown *rotate* [degrees] *label* <name> <dir> <layer> source <file name> extract ext2spice save <cell name> load <cell name>

Choose box coordinates Paint box Instantiate .mag file Mirror horizontally Mirror vertically Rotate (90° by default) Put label box Run .tcl script Extract devices Convert extraction into .spice Save .mag file Load .mag file

left click lower left corner of the box right click upper right corner of the box 'a' select everything in the box 'b' box information 'C' copy 'ď' delete 's' select polygon 'm' move 'u' undo shift + 'u' redo '7' zoom in shift + 'z'zoom out

Note: all the actions in the GUI can be executed with commands, and written in .tcl scripts





¿Where are the transistor terminals?



NMOS Layout

Execute magic and check technology in the upper right corner.

Draw the NMOS from the image, size W=150nm and L=30nm

Rule		Value	
difftap.1	diffusion min width	0.15um	
difftap.3	diff. to diff. min spacing	0.27um	
poly.1a	polysilicon min width	0.15um	
poly.2	poly to poly min spacing	0.21um	
poly.7	ndiffusion overhang of nFET	0.25um	
difftap.2	Transistor min width	0.42um	
poly.8	min poly overhang of FET	0.13um	





On the *window* menu, select a 0.5um grid and enable *snap to grid*. Paint a 1.0um*1.5um rectangle

width ndiffusion layer.

Change the grid size to 0.05 and paint a 0.3um*1.8um rectangle with *polysilicon*.

This will generate a 0.3um*1.5um *ntransistor*.

Paint a 0.2um*1.2um rectangle with *ndcontact* on each side.

Paint a 0.3um*1.4um rectangle with *locali* on each side.

Check DRC

10

PMOS Layout

A PMOS transistor has a similar construction to the NMOS, except is is inside an nwell and diffusions are p+ type. The required layers are:

> nwell pdiffusion polysilicon pdcontact locali

For the example inverter we need a PMOS with W=4.5um y L=0.3um. What about aspect ratio?

Scripting

Remembering that all actions can be done by commands, .tcl scripts can be used to do layout that is easily reproduced and changed.

PMOS
box 0.2um 2.7um 2.6um 4.2um
paint pdiffusion
box 0.55um 2.5um 0.85um 4.35um
paint polysilicon
box 1.25um 2.5um 1.55um 4.35um
paint polysilicon
box 1.95um 2.5um 2.25um 4.35um
paint polysilicon
box 0.25um 2.85um 0.45um 4.05um
paint pdcontact
box 0.95um 2.85um 1.15um 4.05um
paint pdcontact
box 1.65um 2.85um 1.85um 4.05um
paint pdcontact
box 2.35um 2.85um 2.55um 4.05um
paint pdcontact

Device Generator

It is not necessary to do layout manually for each device.







Layout v/s Schematic

Layout v/s Schematic (LVS)

In Xschem:

- Generate .spice by pressing 'Netlist'
- Open netlist with 'Simulation>Edit Netlist'
- Save .spice in work directory

** sch path: /foss/designs/Talleres/not.sch
**.subckt not VDD GND IN OUT
*.iopin VDD
*.iopin GND
*.ipin IN
*.opin OUT
XM1 OUT IN GND GND sky130 fd pr nfet 01v8 L=0.3 W=1.5 nf=1 ad='int((nf+1)/2) * W/nf * 0.29' as='int((nf+2)/2) * W/nf * 0.29'
+ pd='2*int((nf+1)/2) * (W/nf + 0.29) ps='2*int((nf+2)/2) * (W/nf + 0.29)' nrd='0.29 / W' nrs='0.29 / W'
+ sa=0 sb=0 sd=0 mult=1 m=1
XM2 OUT IN VDD VDD sky130 fd pr pfet 01v8 L=0.3 W=4.5 nf=1 ad='int((nf+1)/2) * W/nf * 0.29' as='int((nf+2)/2) * W/nf * 0.29'
+ pd='2*int((nf+1)/2) * (W/nf + 0.29) ps='2*int((nf+2)/2) * (W/nf + 0.29) nrd='0.29 / W' nrs='0.29 / W'
+ sa=0 sb=0 sd=0 mult=1 m=1
**.ends
end

In Magic:

- Extract with: extract
- Configure with: *ext2spice lvs*
- Configure with: ext2spice subcircuit top off
- Get .spice: ext2spice

* S	CE3 file created from inverter.ext - technology: sky130A	
x0 x1 x2 x3	ld Vin Vout Vdd sky130_fd_prpfet_01v8 ad=0.3 pd=1.9 as=0.3 ps=1.9 w=1.5 1=0.3 wut Vin Gnd Gnd sky130_fd_prnfet_01v8 ad=0.525 pd=3.7 as=0.525 ps=3.7 w=1.5 1=0.3 wut Vin Vdd Vdd sky130_fd_prpfet_01v8 ad=0.3 pd=1.9 as=0.525 ps=3.7 w=1.5 1=0.3 wut Vin Vdd Vdd sky130_fd_prpfet_01v8 ad=0.525 pd=3.7 as=0.3 ps=1.9 w=1.5 1=0.3	.3

Once both netlists are in the same directory, execute netgen

netgen -batch lvs net1.spice net2.spice \$PDK_PATH/libs.tech/netgen/sky130A_setup.tcl lvs.log



LVS log

```
Class inverter layout.spice (1): Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: inverter schem.spice
                                           Circuit 2: inverter layout.spice
                                           sky130_fd_pr nfet 01v8 (1)
sky130 fd pr nfet 01v8 (1)
sky130 fd pr pfet 01v8 (1)
                                           sky130 fd pr pfet 01v8 (3->1)
Number of devices: 2
                                           Number of devices: 2
Number of nets: 4
                                           Number of nets: 4
Netlists match uniquely.
Cells have no pins; pin matching not needed.
Device classes inverter schem.spice and inverter layout.spice are equivalent.
```

Final result: Circuits match uniquely.



Post-Layout Simulation

Parasitic	Netlist for LVS
extraction	<pre>* NGSPICE file created from inverter.ext - technology: sky130A .subckt inverter X0 Vdd Vin Vout Vdd sky130_fd_prpfet_01v8 ad=0.3 pd=1.9 as=0.3 ps=1.9 w=1.5 1=0.3 X1 Newt Vin Crd Crd chw120_fd_prpfet_01w8 ad=0.525 rd=2.7 as=0.525 rd=2.7 w=1.5 1=0.3</pre>
extract	X1 Vout Vin Gnd Gnd Sky130_fd_prnfet_01v8 ad=0.525 pd=3.7 as=0.525 ps=3.7 w=1.5 1=0.3 X2 Vout Vin Vdd Vdd sky130_fd_prpfet_01v8 ad=0.3 pd=1.9 as=0.525 ps=3.7 w=1.5 1=0.3 X3 Vout Vin Vdd Vdd sky130_fd_prpfet_01v8 ad=0.525 pd=3.7 as=0.3 ps=1.9 w=1.5 1=0.3
ext2spice cthresh 0	.ends
ext2spice rthresh 0	Netlist with parasitics
ext2spice	X0 Vdd Vin Vout Vdd sky130_fd_prpfet_01v8 ad=0.3 pd=1.9 as=0.3 ps=1.9 w=1.5 1=0.3

X0	Vdd Vin Vout Vdd sky130_fd_prpfet_01v8 ad=0.3 pd=1.9 as=0.3 ps=1.9 w=1.5 1=0.3	
X1	Vout Vin Gnd Gnd sky130 fd pr nfet 01v8 ad=0.525 pd=3.7 as=0.525 ps=3.7 w=1.5 1=0.	3
X2	Vout Vin Vdd Vdd sky130 fd_pr_pfet_01v8 ad=0.3 pd=1.9 as=0.525 ps=3.7 w=1.5 1=0.3	
Х3	Vout Vin Vdd Vdd sky130_fd_prpfet_01v8 ad=0.525 pd=3.7 as=0.3 ps=1.9 w=1.5 1=0.3	
C0	Vin Vdd 0.332f	
C1	Vout Vdd 0.307f	
C2	Vout Vin 0.225f	
C3	Vout Gnd 0.301f	
C4	Vin Gnd 0.513f	
C5	Vdd Gnd 0.979f	
.e	d	

