D. Gubbins, B. Lee, P. K. Hanumolu and U. Moon, "Continuous-Time Input Pipeline ADCs," in IEEE Journal of Solid-State Circuits, vol. 45, no. 8, pp. 1456-1468, Aug. 2010.

H. Shibata, V. Kozlov, Z. Ji, A. Ganesan, H. Zhu, and D. Paterson, "16.2 A 9GS/s 1GHz-BW Oversampled Continuous-Time Pipeline ADC Achieving −161dBFS/Hz NSD," 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2017, pp. 278-279.

M. S. Akter, R. Sehgal, F. van der Goes, K. A. A. Makinwa and K. Bult, "A 66-dB SNDR Pipelined Split-ADC in 40-nm CMOS Using a Class-AB Residue Amplifier," in IEEE Journal of Solid-State Circuits, vol. 53, no. 10, pp. 2939-2950, Oct. 2018.

S. Li, B. Qiao, M. Gandara, and N. Sun, "A 13-ENOB 2nd-Order Noise-Shaping SAR ADC Realizing Optimized NTF Zeros Using an Error-Feedback Structure," 2018 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, 2018, pp. 234-236.

L. Shen et al., "3.4 A 0.01mm2 25µW 2MS/s 74dB-SNDR Continuous-Time Pipelined-SAR ADC with 120fF Input Capacitor," 2019 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2019, pp. 64-66.

R. Kapusta, H. Zhu and C. Lyden, "Sampling Circuits That Break the kT/C Thermal Noise Limit," in IEEE Journal of Solid-State Circuits, vol. 49, no. 8, pp. 1694-1701, Aug. 2014.

Z. Li et al., "A SAR ADC with Reduced kT/C Noise by Decoupling Noise PSD and BW," 2020 IEEE Symposium on VLSI Circuits, Honolulu, HI, USA, 2020, pp. 1-2.