Presentation Type

CASS-Wide Webinar XXI: Low power cryo-CMOS design for quantum computing applications


Presentation Menu


Low power cryo-CMOS design for quantum computing applications

This talk will cover practical challenges for cryogenic CMOS designs for next generation quantum computing. Starting from system level, it will detail the design considerations for a non-multiplexed, semi-autonomous, transmon qubit state controller (QSC) implemented in 14nm CMOS FinFET technology. The QSC includes an augmented general-purpose digital processor that supports waveform generation and phase rotation operations combined with a low power current-mode single sideband upconversion I/Q mixer-based RF arbitrary waveform generator (AWG). Implemented in 14nm CMOS FinFET technology, the QSC generates control signals in its target 4.5GHz to 5.5 GHz frequency range, achieving an SFDR > 50dB for a signal bandwidth of 500MHz. With the controller operating in the 4K stage of a cryostat and connected to a transmon qubit in the cryostat’s millikelvin stage, measured transmon T1 and T2 coherence times were 75.5μS and 73 μS, respectively, in each case comparable to results achieved using conventional room temperature controls. In further tests with transmons, a qubit-limited error rate of 7.76x10-4 per Clifford gate is achieved, again comparable to results achieved using room temperature controls. The QSC’s maximum RF output power is -18 dBm, and power dissipation per qubit under active control is 23mW.


This talk will take place on 10 July 2024 at 9:00 AM EDT (-4:00 UTC) and features a talk by Sudipto Chakraborty, titled "Low power cryo-CMOS design for quantum computing applications".

Registration for this series is entirely free and will be limited to the first 1,000 registrants per event. If you cannot register, you can also attend the webinar via LinkedIn Live. Following the webinar, the recording will be available on the CASS Resource Center and as a lesson in the CASS Microlearning (CASS MiLe) e-learning platform. In CASS MiLe, interested practitioners can learn through short didactic units (micro-lessons) with practical questions, and upon lesson completion, learners receive digital badges/certificates.

Register Now


Sudipto Chakraborty (B. Tech, IIT, Kharagpur, 1998, Ph.D from GaTech, 2002) was with Texas Instruments till 2016 where he designed low power IC for >10 product families in automotive/wireless/medical/microcontrollers. Since 2017 he led the low power circuit design for next generation quantum computing applications in IBM research using nanometer CMOS. He has authored or co-authored >80 papers, two books and 90 US patents. He has served in the TPC including ISSCC, CICC, RFIC, IMS, and is an IBM master inventor in 2022. He serves as an AE of the (TCAS – I) and distinguished lecturer in the IEEE CASS and SSCS.